

FIG. 1

66560" 25401160





FIG. 2



APPROVED	D.G. FIG.	
BY	CLASS	SUBCLASS
DRAFTSMAN		

4/12

SUBHARMONIC OF 43.04 MHz	SUBHARMONIC OF 21.52 MHz	FREQUENCY IN MHz	SUBHARMONIC -2.375 MHz
8	4	5.380	3.005
9		4.782	2.407
10	5	4.304	1.929
11		3.913	1.538
12	6	3.587	1.212
13		3.311	0.936
14	7	3.074	0.699
15		2.869	0.494
16	8	2.690	0.315
17		2.532	0.157
18	9	2.391	0.015
19		2.265	-0.110
20	10	2.152	
21		2.050	
22	11	1.956	
23		1.871	
24	12	1.793	
25		1.722	
26	13	1.655	
27		1.594	
28	14	1.537	
29		1.484	
30	15	1.435	
31		1.388	
32	16	1.345	
33		1.304	
34	17	1.266	
35		1.230	
36	18	1.196	
37		1.163	

**FIG. 4**

36520" 2540760





FIG. 5

60300" 2307160



**FIG. 6**

[illegible]

The diagram illustrates a digital filter architecture. It begins with an input labeled "SAMPLES FROM ADC 22". This input is fed into two parallel processing paths. The upper path is for the real response, and the lower path is for the imaginary response.

**Real Response Path:**

- The input is first summed (86) with a feedback signal from the output.
- The result is multiplied (87) by a coefficient  $a^2$ .
- The output of the multiplier is then summed (83) with the input of the multiplier.
- This sum is passed through a series of three delay blocks (81, 82, 84), each labeled  $Z^{-1}$ .
- The output of the third delay block is summed (85) with the input of the first delay block.
- The final result is the "REAL RESPONSE".

**Imaginary Response Path:**

- The input is first summed (96) with a feedback signal from the output.
- The result is multiplied (97) by a coefficient  $b^2$ .
- The output of the multiplier is then summed (93) with the input of the multiplier.
- This sum is passed through a series of three delay blocks (91, 92, 94), each labeled  $Z^{-1}$ .
- The output of the third delay block is summed (95) with the input of the first delay block.
- The final result is the "IMAGINARY RESPONSE".

**FIG. 8**



9/12

00000" 2540160




FIG. 9

10/12

00000" 25201160




FIG. 10

11/12





FIG. 11

12/12



**FIG. 12**